# Teoria układów logicznych - strona 3

## Funkcje wykonawcze Logic. Korzystanie demultiplekserów MSI

• Politechnika Śląska
• dr inż. Piotr Czekalski
Pobrań: 0
Wyświetleń: 504

Implementing Logic Functions Using MSI Demultiplexers Since Demultiplexers do not suffer from a lack of outputs like Multiplexers do, Demultiplexer implementations are normally carried out for Boolean functions with multiple outputs. Using a Demultiplexer with n select inputs with an external OR ...

## Implementing Logic Functions Using MSI Multiplexers

• Politechnika Śląska
• dr inż. Piotr Czekalski
Pobrań: 0
Wyświetleń: 420

Implementing Logic Functions Using MSI Multiplexers When a Multiplexer is used to implement a logic function, that function does not need to be minimized in the normal manner; however, a minimized function consisting of only a single literal or a single product term would be more cost-effective u...

## Master slave flip flops

• Politechnika Śląska
• dr inż. Piotr Czekalski
Pobrań: 0
Wyświetleń: 889

Master slave flip flops A master-slave flip-flop is designed to interrupt the logic connection between the inputs and the outputs during the time the input control signal is a logic 1. Removing the logic connection between the input and output signals afforded by the master-slave design provides ...

## Microprogrammable circuits

• Politechnika Śląska
• dr inż. Piotr Czekalski
Pobrań: 7
Wyświetleń: 539

Microprogrammable circuits Microprogrammable circuits are synchronous sequential logic circuits. Their operation is defined by the memory contents, called microprogram. Therefore they are more universal comparing to hard-wired logic circuits. Mic...

## Moore and Mealy Type Synchronous State Machines

• Politechnika Śląska
• dr inż. Piotr Czekalski
Pobrań: 0
Wyświetleń: 609

Moore and Mealy Type Synchronous State Machines Synchronous state machine is the one, where its internal state changes along with synchronous input C (clock) or CLK. Typically C has rectangle waveform. State usually changes on arising or falling edge of clock signal (Edge-Triggered Devices). Syn...

## Number representations

• Politechnika Śląska
• dr inż. Piotr Czekalski
Pobrań: 0
Wyświetleń: 728

Number representations So far only positive numbers were presented. As in decimal, also in other systems we have to present both positive (represented with “+” sign) and negative (represented with “-“ sign) values. This notation is called sign magnitude. Computers are generally not designed to in...

## Obttaiin priimary SST ffrom tthe descriipttiion off operattiion off tt...

• Politechnika Śląska
• dr inż. Piotr Czekalski
Pobrań: 0
Wyświetleń: 644

Obttaiin priimary SST ffrom tthe descriipttiion off operattiion off tthe ciircuiitt SST consists of several rows, each representing one input, output or additional elements (primary SST consists only of rows describing input and output signals) plus row header showing

• Politechnika Śląska
• dr inż. Piotr Czekalski
Pobrań: 0
Wyświetleń: 637

Options and menu items Allows user to change working behavior and result presentation of software: - Diagram options, MENU: [Options/Diagram] - Working (partially / only end solution) , MENU: [Options/Working], when partially is selected, system prompts user after each step during solution (in c...

• Politechnika Śląska
• dr inż. Piotr Czekalski
Pobrań: 0
Wyświetleń: 714

Other circuits Circuits presented above are most commonly used. There are, however, other circuits. One of them is binary subtractor. Presented in fig. 4. 1-bit subtractor realises operation Ai-Bi-Ci where Ci signal is called borrow-out bit (borrow from current position to previous). There are a...

## Przygotowanie modelu

• Politechnika Śląska
• dr inż. Piotr Czekalski